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For the cell-based IC design environment, 
we have developed a new type of low-power 
CMOS logic circuit cells. Compared with 
conventional CMOS circuits, the new CMOS 
logic circuit cells are provided with low-voltage 
and high-speed. The Discrete Cosine Transform 
(DCT) is implemented by the new CMOS logic 
circuits cells. In today's sub-micron CMOS 
integrated circuit technology, the increasingly 
large clock capacitance load and buffer 
capacitance load is due to their higher degree of 
integration. 
During the final year of the three-year 
project, the low-power low-voltage DSP chips 
and function blocks for wireless communication 
applications were developed. It also found that 
various opinions of the pass-transistor logic for 
low power application. The analyses of the 
pass-transistor logic family for low power 
applications were included in this year. 
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Technology 0.6µm CMOS SPTM 
Pin Count 32 
Input Data 5-bit/19.6608MHz 
Output Data 14-bit/2.4576MHz 
Passband Frequency 620KHz 
Stopband frequncy 1.2288MHz 
Passband ripple 0.1 dB 
Stopband attenuation -40 dB 
Transistor Count 85124 
Chip Size 26002600µm2 
Table 2. The feature of the Multirate Phase Digital Filter 
  
Figure 1. The Layout of the 2-D DCT/IDCT 
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Figure 2. The Layout of the Low-Power All Digital 
Down Converter (ADDC) Chip 
 
Technology 0.6µm CMOS SPTM 
Symbol Rate 1.2288 MHz 
Input Word Length 5 bits 
Internal Word Length 16 bits 
Output Word Length IQ channel 12 bits 
FIR tap number 24 taps 
FIR stopband attenuation 60 dB 
FIR cut off frequency 1.5 MHz 
Transistor Count 85124 
Chip Size 44114339µm2 




Figure 3. The layout of 32 bit Conditional Sum Adder 
(CSA) using CPL/LCSCPL logic for low-voltage 
(~1.2volt) design (Differential-end). 
 
 
Figure 4. The layout of 32 bit New Proposed 
Conditional Carry Adder (CCA) using CPL / LCSCPL 




Figure 5.  88 2-D DCT  Low-Power Cell 
IFIR 
QFIR 
